Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/2141
Title: Design of an Integrator-Differentiator Block for a Transimpedance Amplifier Using 0.18? m Technology
Authors: Singh C.P
Pathania A
Sharma K
Madan J
Sharma R.
Keywords: Transimpedance amplifier
tunable pseudo-resistor
variable gain TIA.
Issue Date: 2019
Publisher: Institute of Electrical and Electronics Engineers Inc.
Abstract: Transimpedance amplifier (TIA) has become an integral part of front-end electronics required for current sensing applications. In this paper, an integrator-differentiator block as an integral part of TIA has been reported using \pmb0.18 ?m technology in standard CMOS N-well process. A tunable pseudo-resistor has been deployed in the proposed TIA architecture to obtain a variable gain and bandwidth of interest. The reported work also discusses the problem of saturation and clock feed-through present in the integrator block. The simulated gain and noise plots for the integrator-differentiator blocks are also presented in this work. Research effort put forth in this way in implementing the TIA may be helpful for efficient current recording and detection.
URI: 10.1109/DEVIC.2019.8783474
http://hdl.handle.net/123456789/2141
Appears in Collections:Conferences

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.